
R
Detailed Description
Configuration
ML410 platforms support configuration in JTAG mode only. Configuration can be
accomplished by using a Xilinx download cable (such as Parallel Cable IV or Platform
Cable USB) or by using the onboard System ACE CompactFlash solution. See
“SystemI/O Voltage Rails
The FPGA requires different banking voltages that are set based on the I/O voltage
interface requirements of each device directly connected to the FPGA. The Virtex-4 FPGA
I/O can be configured to use different I/O standards such as SSTL18 as required on the
DDR2 DIMM interface. See the Virtex-4 Data Sheet [Ref 3] for more information regarding
I/O standards.
The voltage applied to the FPGA I/O banks used by the ML410 platforms is summarized
Table 2-1:
I/O Voltage Rail of FPGA Banks
FPGA Bank
1
2
3
4
5
6
7
8
9
10
11
12
I/O Voltage Rail
2.5V
2.5V
2.5V
2.5V
2.5V
3.0V
2.5V
2.5V
1.8V
3.0V
1.8V
3.0V
Description
PCI Express controls and DDR1
LCD and SPI
Clocks and miscellaneous signals
Clocks and miscellaneous signals
DDR
VGA, PHY, and both UARTs
PMIO, CPU debug, and ATD
PMIO and trace port
DDR2
PCI
DDR2
System ACE, PMIO_3V, and LEDs
Note: User selectable as 3.0V (default) or 2.5V. See
schematic sheet 46 (R486–R488 and R489–R491).
Digitally Controlled Impedance (DCI)
Some FPGA banks can support the DCI feature in Virtex-4 FPGAs. Support for DCI is
Table 2-2:
DCI Capability of FPGA Bank
FPGA
Bank
1
2
3
DCI Capability
Not supported.
Not supported.
Not supported.
FPGA
Bank
7
8
9
DCI Capability
Yes, 49.9 Ω resistors are installed.
Yes, 49.9 Ω resistors are installed.
Yes, 49.9 Ω resistors are installed.
ML410 Embedded Development Platform
UG085 (v1.7.2) December 11, 2008
25